DRA722_17 Datasheet, PDF (155/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
Table 5-11. Dual Voltage LVCMOS I2C DC Electrical Characteristics
PARAMETER
Signal Names in MUXMODE 0: i2c2_scl; i2c1_scl; i2c1_sda; i2c2_sda;
Balls: F17 / C20 / C21 / C25
I²C Standard Mode – 1.8 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys
Hysteresis
I_IN
Input current at each I/O pin with an input voltage
between 0.1*VDDS to 0.9*VDDS
I_OZ
C_IN
V_OL3
I_OZ(I_PAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I_(PAD))
is measured and is reported as I_OZ
Input capacitance
Output low-level threshold open-drain at 3-mA
sink current
I_OLmin
Low-level output current @V_OL=0.2*VDDS
t_OF
Output fall time from V_IHmin to V_ILmax with a bus
capacitance CB from 5 pF to 400 pF
I²C Fast Mode – 1.8 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys
Hysteresis
I_IN
Input current at each I/O pin with an input voltage
between 0.1*VDDS to 0.9*VDDS
I_OZ
C_IN
V_OL3
I_OZ(I_PAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I_(PAD))
is measured and is reported as I_OZ
Input capacitance
Output low-level threshold open-drain at 3-mA
sink current
I_OLmin
Low-level output current @V_OL=0.2*VDDS
t_OF
Output fall time from V_IHmin to V_ILmax with a bus
capacitance CB from 10 pF to 400 pF
I²C Standard Mode – 3.3 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys
Hysteresis
I_IN
Input current at each I/O pin with an input voltage
between 0.1*VDDS to 0.9*VDDS
I_OZ
C_IN
V_OL3
I_OZ(I_PAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I_(PAD))
is measured and is reported as I_OZ
Input capacitance
Output low-level threshold open-drain at 3-mA
sink current
I_OLmin
I_OLmin
Low-level output current @V_OL=0.4V
Low-level output current @V_OL=0.6V for full drive
load (400pF/400KHz)
MIN
0.7*VDDS
0.1*VDDS
3
0.7*VDDS
0.1*VDDS
3
20+0.1*Cb
0.7*VDDS
0.05*VDDS
31
31
3
6
NOM
MAX
0.3*VDDS
12
12
10
0.2*VDDS
250
0.3*VDDS
12
12
10
0.2*VDDS
250
0.3*VDDS
80
80
10
0.4
UNIT
V
V
V
µA
µA
pF
V
mA
ns
V
V
V
µA
µA
pF
V
mA
ns
V
V
V
µA
µA
pF
V
mA
mA
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Specifications 155