English
Language : 

HD64F3437TF16 Datasheet, PDF (620/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.
Table 23.24 External Clock Output Stabilization Delay Time
Conditions: VCC = 3.0 V to 5.5 V, AVCC = 3.0 V to 5.5 V, VSS = AVSS = 0 V,
Ta = –40°C to +85°C
Item
Symbol Min
External clock output stabilization
t * DEXT
500
delay time
Note: * tDEXT includes a 10 tcyc RES pulse width (tRESW).
Max Unit Notes
—
µs
Figure 23.26
23.4.3 A/D Converter Characteristics
Table 23.25 lists the characteristics of the on-chip A/D converter.
Table 23.25 A/D Converter Characteristics
Conditions: VCC = 3.0 V to 5.5 V, VCCB = 3.0 V to 5.5 V, AVCC = 3.0 V to 5.5 V,
AVref = 3.0 V to AVCC, VSS = AVSS = 0 V, ø = 2.0 MHz to maximum operating
frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-
range specifications)
Item
Min
Resolution
10
Conversion (single mode)*
—
Analog input capacitance
—
Allowable signal source impedance
—
Nonlinearity error
—
Offset error
—
Full-scale error
—
Quantizing error
—
Absolute accuracy
—
Note: * Values at maximum operating frequency
Condition
10 MHz
Typ
Max
Unit
10
10
Bits
—
13.4
µs
—
20
pF
—
5
kΩ
—
±6.0
LSB
—
±4.0
LSB
—
±4.0
LSB
—
±0.5
LSB
—
±8.0
LSB
591