HD64F3437TF16 Datasheet, PDF (320/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

Bit 3—Acknowledgement Mode Select (ACK): Selects acknowledgement mode or serial mode.
In acknowledgement mode (ACK = 0), data is transferred in frames consisting of the number of
data bits selected by BC2 to BC0 in ICMR, plus an extra acknowledge bit. In serial mode (ACK =
1), the number of data bits selected by BC2 to BC0 in ICMR is transferred as one frame.
Bit 3: ACK
0
1
Description
Acknowledgement mode
Serial mode
(Initial value)
Bits 2 to 0—Serial Clock Select (CKS2 to CKS0): These bits, together with the ICCX bit in the
STCR register, select the serial clock frequency in master mode. They should be set according to
the required transfer rate.
(STCR) Bit 2: Bit 1: Bit 0:
Transfer Rate*
IICX CKS2 CKS1 CKS0 Clock ø_P = 5 MHz ø_P = 8 MHz ø_P = 10 MHz ø_P = 16 MHz
0
0
0
0
ø_P/28 179 kHz 286 kHz 357 kHz
571 kHz
1
ø_P/40 125 kHz 200 kHz 250 kHz
400 kHz
1
0
ø_P/48 104 kHz 167 kHz 208 kHz
333 kHz
1
ø_P/64 78.1 kHz 125 kHz 156 kHz
250 kHz
1
0
0
ø_P/80 62.5 kHz 100 kHz 125 kHz
200 kHz
1
ø_P/100 50.0 kHz 80.0 kHz 100 kHz
160 kHz
1
0
ø_P/112 44.6 kHz 71.4 kHz 89.3 kHz 143 kHz
1
ø_P/128 39.1 kHz 62.5 kHz 78.1 kHz 125 kHz
1
0
0
0
ø_P/56 89.3 kHz 143 kHz 179 kHz
286 kHz
1
ø_P/80 62.5 kHz 100 kHz 125 kHz
200 kHz
1
0
ø_P/96 52.1 kHz 83.3 kHz 104 kHz
167 kHz
1
ø_P/128 39.1 kHz 62.5 kHz 78.1 kHz 125 kHz
1
0
0
ø_P/160 31.3 kHz 50.0 kHz 62.5 kHz 100 kHz
1
ø_P/200 25.0 kHz 40.0 kHz 50.0 kHz 80.0 kHz
1
0
ø_P/224 22.3 kHz 35.7 kHz 44.6 kHz 71.4 kHz
1
ø_P/256 19.5 kHz 31.3 kHz 39.1 kHz 62.5 kHz
Note: * ø_P = ø.
The shaded setting exceeds the maximum transfer rate in the standard I²C bus
specifications.
291