HD64F3437TF16 Datasheet, PDF (116/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

Pin Wait Mode: In all accesses to external addresses, the number of wait states (T_W) selected by
bits WC1 and WC0 are inserted. If the WAIT pin is low at the fall of the system clock (ø) in the
last of these wait states, an additional wait state is inserted. If the WAIT pin remains low, wait
states continue to be inserted until the WAIT signal goes high.
Pin wait mode is useful for inserting four or more wait states, or for inserting different numbers of
wait states for different external devices.
Figure 5.3 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1) and one additional wait
state is inserted by WAIT input.
Inserted by Inserted by
wait count WAIT signal
T₁
T₂
T_W
T_W
T₃
ø
*
*
WAIT pin
Address bus
External address
AS
Read
access
RD
Data bus
Read data
Write
access
WR
Data bus
Write data
Note: * Arrows indicate time of sampling of the WAIT pin.
Figure 5.3 Pin Wait Mode
87