HD64F3437TF16 Datasheet, PDF(474/752 Page) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HD64F3437TF16 Datasheet, PDF (474/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

◁

Bit 5âClock Double (CKDBL): Controls frequency division of clock signals supplied to the on-

chip supporting modules. For details, see section 6, Clock Pulse Generator.

Bit 4âReserved: This bit is reserved, but it can be written and read. Its initial value is 0.

Bits 3 and 2âWait Mode Select 1 and 0 (WMS1, WMS0)

Bits 1 and 0âWait Count 1 and 0 (WC1, WC0)

These bits control insertion of wait states by the wait-state controller. For details, see section 5,

Wait-State Controller.

Notes: *1 For details on emulation protect, see section 20.4.8, Protect Modes.

*2 For details on interrupt handling during programming and erasing of flash memory, see

section 20.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

*3 RAM area that overlaps flash memory.

445

▷