HD64F3437TF16 Datasheet, PDF (134/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

7.2.2 Register Configuration and Descriptions
Table 7.2 summarizes the port 1 registers.
Table 7.2 Port 1 Registers
Name
Port 1 data direction register
Port 1 data register
Port 1 input pull-up control
register
Abbreviation
P1DDR
P1DR
P1PCR
Read/Write
W
R/W
R/W
Initial Value
Address
H'FF (mode 1)
H'FFB0
H'00 (modes 2 and 3)
H'00
H'FFB2
H'00
H'FFAC
Port 1 Data Direction Register (P1DDR)
Bit
7
6
5
4
3
2
1
0
Mode 1
P1₇DDR P1₆DDR P1₅DDR P1₄DDR P1₃DDR P1₂DDR P1₁DDR P1₀DDR
Initial value
1
1
1
1
1
1
1
1
Read/Write
—
—
—
—
—
—
—
—
Modes 2 and 3
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
P1DDR controls the input/output direction of each pin in port 1.
Mode 1: The P1DDR values are fixed at 1. Port 1 consists of lower address output pins. P1DDR
values cannot be modified and are always read as 1.
In hardware standby mode, the address bus is in the high-impedance state.
Mode 2: A pin in port 1 is used for address output if the corresponding P1DDR bit is set to 1, and
for general input if this bit is cleared to 0.
Mode 3: A pin in port 1 is used for general output if the corresponding P1DDR bit is set to 1, and
for general input if this bit is cleared to 0.
In modes 2 and 3, P1DDR is a write-only register. Read data is invalid. If read, all bits always read
1. P1DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby
mode it retains its existing values, so if a transition to software standby mode occurs while a
P1DDR bit is set to 1, the corresponding pin remains in the output state.
105