HD64F3437TF16 Datasheet, PDF (206/752 Pages) Hitachi Semiconductor – 12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

ICR upper byte read cycle
T₁
T₂
T₃
ø
Input at FTI pin
Internal input
capture signal
Figure 8.9 Input Capture Timing (1-State Delay Due to ICRA/B/C/D Read)
Buffered Input Capture Timing: ICRC and ICRD can operate as buffers for ICRA and ICRB.
Figure 8.10 shows how input capture operates when ICRA and ICRC are used in buffer mode and
IEDGA and IEDGC are set to different values (IEDGA = 0 and IEDGC = 1, or IEDG A = 1 and
IEDGC = 0), so that input capture is performed on both the rising and falling edges of FTIA.
ø
FTIA
Internal input
capture signal
FRC
n
n+1
N
N+1
ICRA
M
n
nN
ICRC
mM
Mn
Figure 8.10 Buffered Input Capture with Both Edges Selected
177