C8051F960-B-GM Datasheet, PDF (187/492 Pages) Silicon Laboratories – Ultra Low Power 128K, LCD MCU Family

C8051F96x
14.4.2. AES Block Cipher Encryption using SFRs
 First Configure AES Module for AES Block Cipher
Reset AES module by writing 0x00 to AES0BCFG.
Configure the AES Module data flow for AES Block Cipher by writing 0x00 to the AES0DCFG sfr.
Write key size to bits 1 and 0 of the AES0BCFG.
Configure the AES core for encryption by setting bit 2 of AES0BCFG.
Enable the AES core by setting bit 3 of AES0BCFG.
 Repeat alternating write sequence 16 times
Write plaintext byte to AES0BIN.
Write encryption key byte to AES0KIN.
 Write remaining encryption key bytes to AES0KIN for 192-bit and 256-bit encryption only.
 Wait on AES done interrupt or poll bit 5 of AES0BCFG.
 Read 16 encrypted bytes from the AES0YOUT sfr.
If encrypting multiple blocks, this process may be repeated. It is not necessary reconfigure the AES mod-
ule for each block.
Rev. 1.0
187