|
SH7020 Datasheet, PDF (87/509 Pages) Renesas Technology Corp – SuperH™ RISC engine | |||
|
◁ |
5.3 Register Descriptions
5.3.1 Interrupt Priority Registers AâE (IPRAâIPRE)
The five registers from IPRAâIPRE are 16-bit read/write registers that assign priority levels from
0â15 to the IRQ and on-chip peripheral module interrupt sources. Interrupt request sources are
mapped onto IPRAâIPRE as shown in table 5.4.
Bit: 15
14
13
12
11
10
9
8
Bit name:
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W
Bit: 7
6
5
4
3
2
1
0
Bit name:
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W
Table 5.4 Interrupt Request Sources and IPRAâIPRE
Register
Bits 15â12
Bits 11â8
Bits 7â4
Bits 3â0
IPRA
IRQ0
IRQ1
IRQ2
IRQ3
IPRB
IRQ4
IRQ5
IRQ6
IRQ7
IPRC
DMAC0, DMAC1 DMAC2, DMAC3 ITU0
ITU1
IPRD
ITU2
ITU3
ITU4
SCI0
IPRE
SCI1
PRT*1
WDT, REF*2
(Reserved)*3
Notes: 1. PRT: Parity control unit of bus state controller. See section 8, Bus State Controller, for
details.
2. REF: DRAM refresh control unit of bus controller. See section 8, Bus State Controller,
for details.
3. When read, always 0. Always write 0 in reserved bits.
As indicated in table 5.4, four IRQ pins or four groups of on-chip peripheral modules are assigned
to each interrupt priority register. The priority levels for the four pins or groups can be set by
setting the corresponding 4-bit groups of bits 15â12, bits 11â8, bits 7â4, and bits 3â0 (of IPRAâ
IPRE) with values in the range of H'0 (0000) to H'F (1111). Setting H'0 gives interrupt priority
level 0 (the lowest). Setting H'F gives level 15 (the highest). When two on-chip peripheral
modules are assigned to the same bits (DMAC0 and DMAC1, or DMAC2 and DMAC3, or the
watchdog timer and DRAM refresh control unit), those two modules have the same priority. A
reset initializes IPRAâIPRE to H'0000. They are not initialized by the standby mode.
68 RENESAS
|
▷ |