|
SH7020 Datasheet, PDF (316/509 Pages) Renesas Technology Corp – SuperH™ RISC engine | |||
|
◁ |
Table 10.21 ITU Operating Modes (Channel 3) (cont)
Counter Clear Function
Register Setting
TSNC
TMDR
TFCR
TOCR
TIOR3
TCR3
Reset
Output
Operating
Comp Sync Buf- Level
Mode Sync MDF FDIR PWM PWM PWM fer Select IOA
Clear Clock
IOB Select Select
Comple- â*2 â â â
CMD1 CMD1 â
â
â
â
CCLR1 â*4
mentary
=1 =1
=0
PWM
CMD0 CMD0
CCLR0
mode
=0 =0
=0
Reset â
â â â CMD1 CMD1 â â
â
â
CCLR1 â
synchron-
=1 =1
=0
ized PWM
CMD0 CMD0
CCLR0
mode
=1 =1
=1
Buffer â
(BRA)
âââ
â â BFA3 â â
= 1,
others
free
â
â
â
Buffer â
(BRB)
âââ
â â BFB3 â â
= 1,
others
free
â
â
â
â: Settable, â: Setting does not affect current mode
Notes: 1. In PWM mode, the input capture function cannot be used. When compare match A and
compare match B occur simultaneously, the compare match signal is inhibited.
2. When set for complementary PWM mode, do not simultaneously set channel 3 and
channel 4 to function synchronously.
3. Counter clearing by input capture A cannot be used when the reset-synchronized PWM
mode is set.
4. Clock selection when the complementary PWM mode is set should be the same for
channels 3 and 4.
300 RENESAS
|
▷ |