SH7020 Datasheet, PDF (302/509 Pages) Renesas Technology Corp – SuperH™ RISC engine

10.6.2 Contention between TCNT Word Write and Increment
If an increment pulse occurs in the T3 state of a TCNT word write cycle, writing takes priority and
the TCNT is not incremented. The timing is shown in figure 10.59.
TCNT word write cycle by CPU
T1
T2
T3
CK
Address
Internal write signal
TCNT address
TCNT input clock
TCNT
N
M
TCNT write data
Figure 10.59 Contention between TCNT Word Write and Increment
286 RENESAS