|
SH7020 Datasheet, PDF (495/509 Pages) Renesas Technology Corp – SuperH™ RISC engine | |||
|
◁ |
Tp
CK
Tr
Tc1
Tw
Tc2
A21âA0
Row
Column
RAS
CAS
RD(Read)
WRH, WRL,
(Read)
AD15âAD0
DPH, DPL
(Read)
DACK0
DACK1
(Read)
RD(Write)
tRDD
tCAC2*1
tACC2*2
tRAC2*3
tRDS
WRH, WRL,
(Write)
AD15âAD0
(Write)
DPH, DPL
(Write)
DACK0
DACK1
(Write)
tWTS tWTH tWTS tWTH
WAIT
Notes: 1.
2.
3.
For tCAC2, use tcyc à (n + 1) â 35 instead of tcyc à (n + 1) â tCASD2 â tRDS.
For tACC2, use tcyc à (n + 2) â 44 instead of tcyc à (n + 2) â tAD â tRDS.
For tRAC2, use tcyc à (n + 2.5) â 35 instead of tcyc à (n + 2.5) â tRASD1 â tRDS.
Figure 19.28 DRAM Bus Cycle: (Long Pitch, High-Speed Page Mode + Wait State)
RENESAS 485
|
▷ |