SH7020 Datasheet, PDF (305/509 Pages) Renesas Technology Corp – SuperH™ RISC engine

10.6.5 Contention between TCNT Write and Overflow/Underflow
If an overflow occurs in the T3 state of a TCNT write cycle, writing takes priority over counter
incrementing. The OVF is set to 1. The same applies to underflows. This timing is shown in figure
10.62.
TCNT write cycle
T1
T2
T3
CK
Address
Internal
write signal
TCNT
input clock
Overflow
signal
TCNT
OVF
TCNT address
H'FFFF
M
TCNT write data
Figure 10.62 Contention between TCNT Write and Overflow
RENESAS 289