SH7020 Datasheet, PDF (50/509 Pages) Renesas Technology Corp – SuperH™ RISC engine

Table 2.10 Classification of Instructions (cont)
Classifi-
cation
Logic oper-
ations(cont)
Types
6
Shift
10
Branch
7
System
11
control
Total
56
Operation
Code
TST
XOR
ROTL
ROTR
ROTCL
ROTCR
SHAL
SHAR
SHLL
SHLLn
SHLR
SHLRn
BF
BT
BRA
BSR
JMP
JSR
RTS
CLRT
CLRMAC
LDC
LDS
NOP
RTE
SETT
SLEEP
STC
STS
TRAPA
Function
Logical AND and T bit set
Exclusive OR
One-bit left rotation
One-bit right rotation
One-bit left rotation with T bit
One-bit right rotation with T bit
One-bit arithmetic left shift
One-bit arithmetic right shift
One-bit logical left shift
n-bit logical left shift
One-bit logical right shift
n-bit logical right shift
Conditional branch (T = 0)
Conditional branch (T = 1)
Unconditional branch
Branch to subroutine procedure
Unconditional branch
Branch to subroutine procedure
Return from subroutine procedure
T bit clear
MAC register clear
Load to control register
Load to system register
No operation
Return from exception processing
T bit set
Shift into power-down mode
Storing control register data
Storing system register data
Trap exception processing
Number of
Instructions
14
14
7
31
133
RENESAS29