HD6473032F16 Datasheet, PDF (451/847 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

Section 11 Programmable Timing Pattern Controller
Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before
compare match A. NDR contents should not be altered during the interval from compare match B
to compare match A (the non-overlap margin).
This can be accomplished by having the IMFA interrupt service routine write the next data in
NDR, or by having the IMFA interrupt activate the DMAC. The next data must be written before
the next compare match B occurs.
Figure 11.10 shows the timing relationships.
Compare
match A
Compare
match B
NDR write
NDR write
NDR
DR
0 output 0/1 output
0 output 0/1 output
Do not write
to NDR in this
interval
Write to NDR
in this interval
Do not write
to NDR in this
interval
Write to NDR
in this interval
Figure 11.10 Non-Overlapping Operation and NDR Write Timing
Rev. 3.00 Mar 21, 2006 page 421 of 814
REJ09B0302-0300