English
Language : 

HD6473032F16 Datasheet, PDF (236/847 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Section 8 DMA Controller
8.4 Operation
8.4.1 Overview
Table 8.5 summarizes the DMAC modes.
Table 8.5 DMAC Modes
Transfer Mode
Short address
mode
I/O mode
Idle mode
Repeat mode
Full address
mode
Normal mode
Block transfer
mode
Activation
Notes
Compare match/input
capture A interrupt from
ITU channels 0 to 3
Transmit-data-empty and
receive-data-full interrupts
from SCI channel 0
• Up to four channels can
operate independently
• Only the B channels
support external requests
External request
Auto-request
•
External request
Compare match/input
capture A interrupt from ITU •
channels 0 to 3
External request
A and B channels are
paired; up to two channels
are available
Burst mode or cycle-steal
mode can be selected for
auto-requests
A summary of operations in these modes follows.
I/O Mode: One byte or word is transferred per request. A designated number of these transfers are
executed. A CPU interrupt can be requested at completion of the designated number of transfers.
One 24-bit address and one 8-bit address are specified. The transfer direction is determined
automatically from the activation source.
Idle Mode: One byte or word is transferred per request. A designated number of these transfers
are executed. A CPU interrupt can be requested at completion of the designated number of
transfers. One 24-bit address and one 8-bit address are specified. The addresses are held fixed. The
transfer direction is determined automatically from the activation source.
Repeat Mode: One byte or word is transferred per request. A designated number of these transfers
are executed. When the designated number of transfers are completed, the initial address and
counter value are restored and operation continues. No CPU interrupt is requested. One 24-bit
address and one 8-bit address are specified. The transfer direction is determined automatically
from the activation source.
Rev. 3.00 Mar 21, 2006 page 206 of 814
REJ09B0302-0300