|
SH7147 Datasheet, PDF (62/1108 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family | |||
|
◁ |
Section 2 CPU
Instruction
Operation
MOV.B Rm,@(R0,Rn) Rm â (R0 + Rn)
MOV.W Rm,@(R0,Rn) Rm â (R0 + Rn)
MOV.L Rm,@(R0,Rn) Rm â (R0 + Rn)
MOV.B @(R0,Rm),Rn (R0 + Rm) â Sign
extension â Rn
MOV.W @(R0,Rm),Rn (R0 + Rm) â Sign
extension â Rn
MOV.L @(R0,Rm),Rn (R0 + Rm) â Rn
MOV.B R0,@(disp,GBR) R0 â (disp + GBR)
MOV.W R0,@(disp,GBR) R0 â (disp à 2 + GBR)
MOV.L R0,@(disp,GBR) R0 â (disp à 4 + GBR)
MOV.B @(disp,GBR),R0 (disp + GBR) â Sign
extension â R0
MOV.W @(disp,GBR),R0 (disp à 2 + GBR) â
Sign extension â R0
MOV.L @(disp,GBR),R0 (disp à 4 + GBR) â R0
MOVA @(disp,PC),R0 disp à 4 + PC â R0
MOVT Rn
T â Rn
SWAP.B Rm,Rn
Rm â Swap lowest two
bytes â Rn
SWAP.W Rm,Rn
Rm â Swap two
consecutive words â Rn
XTRCT Rm,Rn
Rm: Middle 32 bits of
Rn â Rn
Code
0000nnnnmmmm0100
0000nnnnmmmm0101
0000nnnnmmmm0110
0000nnnnmmmm1100
0000nnnnmmmm1101
0000nnnnmmmm1110
11000000dddddddd
11000001dddddddd
11000010dddddddd
11000100dddddddd
11000101dddddddd
11000110dddddddd
11000111dddddddd
0000nnnn00101001
0110nnnnmmmm1000
0110nnnnmmmm1001
0010nnnnmmmm1101
Execution
Cycles
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
T Bit
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
Rev. 3.00 Oct. 06, 2008 Page 38 of 1080
REJ09B0230-0300
|
▷ |