|
SH7147 Datasheet, PDF (61/1108 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family | |||
|
◁ |
Section 2 CPU
2.5.2 Data Transfer Instructions
Table 2.11 Data Transfer Instructions
Instruction
Operation
Code
MOV #imm,Rn
imm â Sign extension
â Rn
1110nnnniiiiiiii
MOV.W @(disp,PC),Rn (disp à 2 + PC) â Sign
extension â Rn
1001nnnndddddddd
MOV.L @(disp,PC),Rn (disp à 4 + PC) â Rn
1101nnnndddddddd
MOV Rm,Rn
Rm â Rn
0110nnnnmmmm0011
MOV.B Rm,@Rn
Rm â (Rn)
0010nnnnmmmm0000
MOV.W Rm,@Rn
Rm â (Rn)
0010nnnnmmmm0001
MOV.L Rm,@Rn
Rm â (Rn)
0010nnnnmmmm0010
MOV.B @Rm,Rn
(Rm) â Sign extension
â Rn
0110nnnnmmmm0000
MOV.W @Rm,Rn
(Rm) â Sign extension
â Rn
0110nnnnmmmm0001
MOV.L @Rm,Rn
(Rm) â Rn
0110nnnnmmmm0010
MOV.B Rm,@âRn
Rnâ1 â Rn, Rm â (Rn) 0010nnnnmmmm0100
MOV.W Rm,@âRn
Rnâ2 â Rn, Rm â (Rn) 0010nnnnmmmm0101
MOV.L Rm,@âRn
Rnâ4 â Rn, Rm â (Rn) 0010nnnnmmmm0110
MOV.B @Rm+,Rn
(Rm) â Sign extension
â Rn, Rm + 1 â Rm
0110nnnnmmmm0100
MOV.W @Rm+,Rn
(Rm) â Sign extension
â Rn, Rm + 2 â Rm
0110nnnnmmmm0101
MOV.L @Rm+,Rn
(Rm) â Rn,Rm + 4 â Rm 0110nnnnmmmm0110
MOV.B R0,@(disp,Rn) R0 â (disp + Rn)
10000000nnnndddd
MOV.W R0,@(disp,Rn) R0 â (disp à 2 + Rn)
10000001nnnndddd
MOV.L Rm,@(disp,Rn) Rm â (disp à 4 + Rn)
0001nnnnmmmmdddd
MOV.B @(disp,Rm),R0 (disp + Rm) â Sign
extension â R0
10000100mmmmdddd
MOV.W @(disp,Rm),R0 (disp à 2 + Rm) â Sign
extension â R0
10000101mmmmdddd
MOV.L @(disp,Rm),Rn (disp à 4 + Rm) â Rn
0101nnnnmmmmdddd
Execution
Cycles
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
T Bit
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
Rev. 3.00 Oct. 06, 2008 Page 37 of 1080
REJ09B0230-0300
|
▷ |