|
SH7147 Datasheet, PDF (1023/1108 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family | |||
|
◁ |
Section 24 List of Registers
Register
Abbreviation
Bit
Bit
Bit
Bit
Bit
Bit
Bit
31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1
Bit
24/16/8/0
Module
MB[0].
MSG_DATA[6]
MSG_DATA_6
RCAN-ET
(channel 1)*1
MB[0].
MSG_DATA[7]
MSG_DATA_7
MB[0].
â¯
â¯
NMC
â¯
â¯
CONTROL1H
MBC[2:0]
MB[0].
â¯
â¯
â¯
â¯
CONTROL1L
DLC[3:0]
MB[1]
Same bit configuration as MB[0]
MB[2]
Same bit configuration as MB[0]
MB[3]
Same bit configuration as MB[0]
â
(Repeat)
MB[13]
Same bit configuration as MB[0]
MB[14]
Same bit configuration as MB[0]
MB[15]
Same bit configuration as MB[0]
FRQCR
â¯
IFC[2:0]
BFC[2:0]
PFC[2] CPG
PFC[1:0]
MIFC[2:0]
MPFC[2:0]
STBCR1
STBCR2
STBCR3
STBY
MSTP7
â¯
â¯
MSTP6
â¯
â¯
â¯
MSTP13
â¯
MSTP4
MSTP12
â¯
â¯
MSTP11
â¯
â¯
MSTP10
â¯
â¯
MSTP9*1
â¯
Power-down
modes
â¯
MSTP8
STBCR4
MSTP23 MSTP22 MSTP21 MSTP20 MSTP19
â¯
â¯
â¯
STBCR5
â¯
â¯
â¯
â¯
â¯
â¯
MSTP25 MSTP24
STBCR6
AUDSRST
HIZ
â¯
â¯
â¯
â¯
STBYMD
â¯
WTCNT
WDT
WTCSR
TME
WT/IT
RSTS
WOVF
IOVF
CKS[2:0]
OSCCR
â¯
â¯
â¯
â¯
â¯
OSCSTOP
â¯
OSCERS CPG
RAMCR
â¯
â¯
â¯
RAME
â¯
â¯
â¯
â¯
Power-down
modes
BSCEHR
DTLOCK
â¯
â¯
â¯
â¯
â¯
â¯
â¯
BSC
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
ICR0
NMIL
â¯
â¯
â¯
â¯
â¯
â¯
NMIE INTC
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
Rev. 3.00 Oct. 06, 2008 Page 999 of 1080
REJ09B0230-0300
|
▷ |