English
Language : 

SH7265 Datasheet, PDF (1132/2024 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
Section 21 IEBusTM Controller (IEB)
21.6.2 Slave Receive Operation
Figure 21.14 shows the timing for slave receive operation.
IEFLG
RSS
CMX
MRQ
SRQ
SRE
Broadcast
reception
DL
Dn-1 Dn
Slave
reception
HD MA SA CT DL D1 D2
IERSR
RXS
RXF
[Legend]
HD: Header
MA: Master address field
SA: Slave address field
CT: Control field
DL: Message length field
Dn: Data field
Figure 21.14 Slave Receive Operation Timing
Dn-1 Dn
Rev. 1.00 Mar. 14, 2008 Page 1096 of 1984
REJ09B0351-0100