English
Language : 

C8051F93X Datasheet, PDF (110/330 Pages) Silicon Laboratories – Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
C8051F93x-C8051F92x
SFR Definition 8.3. SP: Stack Pointer
Bit
7
6
5
4
3
2
1
0
Name
SP[7:0]
Type
R/W
Reset
0
0
0
0
0
1
1
1
SFR Page = All Pages; SFR Address = 0x81
Bit Name
Function
7:0 SP[7:0] Stack Pointer.
The Stack Pointer holds the location of the top of the stack. The stack pointer is incre-
mented before every PUSH operation. The SP register defaults to 0x07 after reset.
SFR Definition 8.4. ACC: Accumulator
Bit
7
6
5
4
3
2
1
0
Name
ACC[7:0]
Type
R/W
Reset
0
0
0
0
0
0
0
0
SFR Page = All Pages; SFR Address = 0xE0; Bit-Addressable
Bit Name
Function
7:0 ACC[7:0] Accumulator.
This register is the accumulator for arithmetic operations.
SFR Definition 8.5. B: B Register
Bit
7
6
5
4
3
2
1
0
Name
B[7:0]
Type
R/W
Reset
0
0
0
0
0
0
0
0
SFR Page = All Pages; SFR Address = 0xF0; Bit-Addressable
Bit Name
Function
7:0 B[7:0] B Register.
This register serves as a second accumulator for certain arithmetic operations.
110
Rev. 1.3