 English |
|
|
|
|
|
|
|
| HD64F3028F25 Datasheet, PDF (732/925 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series | |||
| |||
| ◁ |
5. Bit manipulation instructions
Addressing Mode and
Instruction Length (bytes)
No. of
States*1
Mnemonic
BSET #xx:3, Rd
B
2
BSET #xx:3, @ERd B
4
BSET #xx:3, @aa:8 B
4
BSET Rn, Rd
B
2
BSET Rn, @ERd B
4
BSET Rn, @aa:8 B
4
BCLR #xx:3, Rd
B
2
BCLR #xx:3, @ERd B
4
BCLR #xx:3, @aa:8 B
4
BCLR Rn, Rd
B
2
BCLR Rn, @ERd B
4
BCLR Rn, @aa:8 B
4
BNOT #xx:3, Rd
B
2
BNOT #xx:3, @ERd B
4
BNOT #xx:3, @aa:8 B
4
BNOT Rn, Rd
B
2
BNOT Rn, @ERd B
4
BNOT Rn, @aa:8 B
4
BTST #xx:3, Rd
B
2
BTST #xx:3, @ERd B
4
BTST #xx:3, @aa:8 B
4
BTST Rn, Rd
B
2
BTST Rn, @ERd
B
4
BTST Rn, @aa:8
B
4
BLD #xx:3, Rd
B
2
Condition Code
Operation
I HNZVC
(#xx:3 of Rd8) â 1
ââââââ 2
(#xx:3 of @ERd) â 1 â â â â â â 8
(#xx:3 of @aa:8) â 1 â â â â â â 8
(Rn8 of Rd8) â 1
ââââââ 2
(Rn8 of @ERd) â 1
ââââââ 8
(Rn8 of @aa:8) â 1
ââââââ 8
(#xx:3 of Rd8) â 0
ââââââ 2
(#xx:3 of @ERd) â 0 â â â â â â 8
(#xx:3 of @aa:8) â 0 â â â â â â 8
(Rn8 of Rd8) â 0
ââââââ 2
(Rn8 of @ERd) â 0 â â â â â â 8
(Rn8 of @aa:8) â 0 â â â â â â 8
(#xx:3 of Rd8) â
¬ (#xx:3 of Rd8)
ââââââ 2
(#xx:3 of @ERd) â
¬ (#xx:3 of @ERd)
ââââââ 8
(#xx:3 of @aa:8) â
¬ (#xx:3 of @aa:8)
ââââââ 8
(Rn8 of Rd8) â
¬ (Rn8 of Rd8)
ââââââ 2
(Rn8 of @ERd) â
¬ (Rn8 of @ERd)
ââââââ 8
(Rn8 of @aa:8) â
¬ (Rn8 of @aa:8)
ââââââ 8
¬ (#xx:3 of Rd8) â Z â â â â â 2
¬ (#xx:3 of @ERd) â Z â â â â â 6
¬ (#xx:3 of @aa:8) â Z â â â â â 6
¬ (Rn8 of @Rd8) â Z â â â â â 2
¬ (Rn8 of @ERd) â Z â â â â â 6
¬ (Rn8 of @aa:8) â Z â â â â â 6
(#xx:3 of Rd8) â C
âââââ
2
Rev. 2.00, 09/03, page 700 of 890
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese