 English |
|
|
|
|
|
|
|
| HD64F3028F25 Datasheet, PDF (709/925 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series | |||
| |||
| ◁ |
Ï
A23 to A0,
CSn
AS
RD
(read)
D15 to D0
(read)
HWR, LWR
(write)
D15 to D0
(write)
T1
T2
tcyc
tCH
tCL
tAD
tCf
tCr
tcyc
tASD
tAS1
tASD
tAS1
tACC1
tACC3
tACC3
tSD
tAH
tPCH1
tRSD
tPCH2
tRDS
tRDH*
tASD
tAS1
tWDD
tSD
tAH
tPCH1
tWSW1
tWDS1
tWDH
Note: * Specification from the earliest negation timing of A23 to A0, CSn, and RD.
Figure 21.11 Basic Bus Cycle: Two-State Access
Rev. 2.00, 09/03, page 677 of 890
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese