HD64F3028F25 Datasheet, PDF(714/925 Page) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HD64F3028F25 Datasheet, PDF (714/925 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

◁

21.3.4 DRAM Interface Bus Timing

DRAM interface bus timing is shown as follows:

â¢ DRAM bus timing: read and write access

Figure 21.17 shows the timing of the read and write access.

â¢ DRAM bus timing: CAS before RAS refresh

Figure 21.18 shows the timing of the CAS before RAS refresh.

â¢ DRAM bus timing: self-refresh

Figure 21.19 shows the timing of the self-refresh.

Rev. 2.00, 09/03, page 682 of 890

▷