English
Language : 

HD6413008VF25 Datasheet, PDF (307/688 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
9. 8-Bit Timers
9.4 Operation
9.4.1 8TCNT Count Timing
8TCNT is incremented by input clock pulses (either internal or external).
Internal Clock: Three different internal clock signals (φ/8, φ/64, or φ/8192) divided from the
system clock (φ) can be selected, by setting bits CKS2 to CKS0 in 8TCR. Figure 9.8 shows the
count timing.
φ
Internal clock
8TCNT input clock
8TCNT
N−1
N
N+1
Note: Even if the same internal clock is selected for the 16-bit timer and the 8-bit timer, the same operation
will not be performed since the incrementing edge is different in each case.
Figure 9.8 Count Timing for Internal Clock Input
External Clock: Three incrementation methods can be selected by setting bits CKS2 to CKS0 in
8TCR: on the rising edge, the falling edge, and both rising and falling edges.
The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge
is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be
counted correctly.
Figure 9.9 shows the timing for incrementation on both edges of the external clock signal.
Rev.4.00 Aug. 20, 2007 Page 261 of 638
REJ09B0395-0400