HD64F38024HV Datasheet, PDF (554/684 Pages) Renesas Technology Corp – Hardware Manual Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

Appendix A CPU Instruction Set
Table A.1 lists the H8/300L CPU instruction set.
Table A.1 Instruction Set
Addressing Mode/
Instruction Length (bytes)
Mnemonic
Operation
MOV.B #xx:8, Rd
B #xx:8 → Rd8
MOV.B Rs, Rd
B Rs8 → Rd8
MOV.B @Rs, Rd
B @Rs16 → Rd8
MOV.B @(d:16, Rs), Rd B @(d:16, Rs16)→ Rd8
MOV.B @Rs+, Rd
B @Rs16 → Rd8
Rs16+1 → Rs16
MOV.B @aa:8, Rd
B @aa:8 → Rd8
MOV.B @aa:16, Rd
B @aa:16 → Rd8
MOV.B Rs, @Rd
B Rs8 → @Rd16
MOV.B Rs, @(d:16, Rd) B Rs8 → @(d:16, Rd16)
MOV.B Rs, @−Rd
B Rd16−1 → Rd16
Rs8 → @Rd16
MOV.B Rs, @aa:8
B Rs8 → @aa:8
MOV.B Rs, @aa:16
B Rs8 → @aa:16
MOV.W #xx:16, Rd
W #xx:16 → Rd
MOV.W Rs, Rd
W Rs16 → Rd16
MOV.W @Rs, Rd
W @Rs16 → Rd16
MOV.W @(d:16, Rs), Rd W @(d:16, Rs16) → Rd16
MOV.W @Rs+, Rd
W @Rs16 → Rd16
Rs16+2 → Rs16
MOV.W @aa:16, Rd
W @aa:16 → Rd16
MOV.W Rs, @Rd
W Rs16 → @Rd16
MOV.W Rs, @(d:16, Rd) W Rs16 → @(d:16, Rd16)
MOV.W Rs, @−Rd
W Rd16−2 → Rd16
Rs16 → @Rd16
MOV.W Rs, @aa:16
W Rs16 → @aa:16
POP Rd
W @SP → Rd16
SP+2 → SP
PUSH Rs
W SP−2 → SP
Rs16 → @SP
2
2
2
4
2
2
4
2
4
2
2
4
4
2
2
4
2
4
2
4
2
4
2
2
Rev. 8.00 Mar. 09, 2010 Page 532 of 658
REJ09B0042-0800
Condition Code
I HNZVC
⎯⎯
0⎯2
⎯⎯
0⎯2
⎯⎯
0⎯4
⎯⎯
0⎯6
⎯⎯
0⎯6
⎯⎯
⎯⎯
⎯⎯
⎯⎯
⎯⎯
0⎯4
0⎯6
0⎯4
0⎯6
0⎯6
⎯⎯
⎯⎯
⎯⎯
⎯⎯
⎯⎯
⎯⎯
⎯⎯
0⎯4
0⎯6
0⎯4
0⎯2
0⎯4
0⎯6
0⎯6
⎯⎯
⎯⎯
⎯⎯
⎯⎯
0⎯6
0⎯4
0⎯6
0⎯6
⎯⎯
⎯⎯
0⎯6
0⎯6
⎯⎯
0⎯6