|
HD64F38024HV Datasheet, PDF (332/684 Pages) Renesas Technology Corp – Hardware Manual Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series | |||
|
◁ |
Section 9 Timers
Port Mode Register 2 (PMR2)
Bit
7
â
Initial value
1
Read/Write
â
6
5
4
â
POF1
â
1
0
1
â
R/W
â
3
2
1
0
â WDCKS NCS IRQ0
1
0
0
0
â
R/W
R/W
R/W
PMR2 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 2.
Only the bit relating to the watchdog timer is described here. For details of the other bits, see
section 8, I/O Ports.
Bit 2âWatchdog Timer Source Clock Select (WDCKS)
This bit selects the watchdog timer source clock. Note that stabilization times for the H8/38024,
H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.
⢠H8/38024, H8/38024S, H8/38024R Group
WDCKS
0
1
Description
Ï/8192 selected
Ïw/32 selected
(initial value)
⢠H8/38124 Group
WDCKS
0
1
Description
Selects clock based on timer mode register W (TMW) setting
Ïw/32 selected
(initial value)
Rev. 8.00 Mar. 09, 2010 Page 310 of 658
REJ09B0042-0800
|
▷ |