UPD784938 Datasheet, PDF (705/733 Pages) NEC – 16-Bit Single-Chip Microcontrollers

CHAPTER 29 INSTRUCTION OPERATIONS
29.3 Instructions Listed by Type of Addressing
(1) 8-bit instructions (combinations expressed by writing A for r are shown in parentheses)
MOV, XCH, ADD, ADDC, SUB, SUBC, AND OR XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC,
SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK,
XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC
Table 29-1. List of Instructions by 8-Bit Addressing
2nd Operand #byte
A
1st Operand
r
saddr
sfr
!addr16 mem
r3
r’
saddr’
!!addr24 [saddrp] PSWL
[%saddrg] PSWH
A
(MOV) (MOV) MOV
(MOV)^{Note 6} MOV
(MOV) MOV
MOV
ADD^{Note 1} (XCH)
XCH
(XCH)^{Note 6} (XCH)
(XCH)
XCH
(ADD)^{Note 1} (ADD)^{Note 1} (ADD)^{Notes 1, 6} (ADD)^{Note 1} ADD^{Note 1} ADD^{Note 1}
r
MOV
(MOV) MOV
MOV
MOV
MOV
ADD^{Note 1} (XCH)
XCH
XCH
XCH
XCH
(ADD)^{Note 1} ADD^{Note 1} ADD^{Note 1} ADD^{Note 1}
saddr
sfr
!addr16
!!addr24
mem
[saddrp]
[%saddrg]
mem3
MOV
ADD^{Note 1}
(MOV)^{Note 6} MOV
(ADD)^{Note 1} ADD^{Note 1}
MOV
XCH
ADD^{Note 1}
MOV
MOV
MOV
ADD^{Note 1} (ADD)^{Note 1} ADD^{Note 1}
MOV
(MOV) MOV
ADD^{Note 1}
MOV
ADD^{Note 1}
r3
PSWL
PSWH
B, C
STBC, WDM
[TDE+]
[TDE–]
MOV
MOV
MOV
(MOV)
(ADD)^{Note 1}
MOVM^{Note 4}
[WHL+]
[WHL–]
n
None^{Note 2}
(MOV)
(XCH)
(ADD)^{Note 1}
ROR^{Note 3} MULU
DIVUW
INC
DEC
INC
DEC
DBNZ
PUSH
POP
ROR4
ROL4
MOVBK^{Note 5}
DBNZ
Notes 1. ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as ADD.
2. There is no 2nd operand, or the 2nd operand is not an operand address.
3. ROL, RORC, ROLC, SHR, and SHL are the same as ROR.
4. XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as MOVM.
5. XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as MOVBK.
6. If saddr is saddr2 in this combination, there is a short code length instruction.
Preliminary User’s Manual U13987EJ1V0UM00
705