UPD784938 Datasheet, PDF (33/733 Pages) NEC – 16-Bit Single-Chip Microcontrollers

LIST OF FIGURES (11/12)
Figure No.
Title
Page
23-22
23-23
23-24
23-25
23-26
23-27
23-28
23-29
23-30
23-31
23-32
23-33
23-34
23-35
23-36
23-37
23-38
23-39
23-40
23-41
23-42
Macro Service Data Transfer Processing Flow (Type A) ........................................................................... 570
Type A Macro Service Channel ................................................................................................................... 572
Asynchronous Serial Reception .................................................................................................................. 573
Macro Service Data Transfer Processing Flow (Type B) ........................................................................... 575
Type B Macro Service Channel ................................................................................................................... 576
Parallel Data Input Synchronized with External Interrupts ........................................................................ 577
Parallel Data Input Timing ........................................................................................................................... 578
Macro Service Data Transfer Processing Flow (Type C) ........................................................................... 580
Type C Macro Service Channel .................................................................................................................. 582
Stepping Motor Open Loop Control by Real-Time Output Port ................................................................. 584
Data Transfer Control Timing ...................................................................................................................... 585
Single-Phase Excitation of 4-Phase Stepping Motor ................................................................................. 587
1-2-Phase Excitation of 4-Phase Stepping Motor ...................................................................................... 587
Automatic Addition Control + Ring Control Block Diagram 1
(when output timing varies with 1-2-phase excitation) ............................................................................... 588
Automatic Addition Control + Ring Control Timing Diagram 1
(when output timing varies with 1-2-phase excitation) ............................................................................... 589
Automatic Addition Control + Ring Control Block Diagram 2
(1-2-phase excitation constant-velocity operation) ..................................................................................... 590
Automatic Addition Control + Ring Control Timing Diagram 2
(1-2-phase excitation constant-velocity operation) ..................................................................................... 591
Macro Service Data Transfer Processing Flow (counter mode) ................................................................ 592
Counter Mode .............................................................................................................................................. 593
Counting Number of Edges ......................................................................................................................... 593
Interrupt Request Generation and Acknowledgment (unit: clocks) ........................................................... 596
24-1
24-2
24-3
24-4
24-5
24-6
24-7
24-8
24-9
24-10
24-11
24-12
24-13
24-14
24-15
Memory Expansion Mode Register (MM) Format ...................................................................................... 604
µPD784935 Memory Map ............................................................................................................................ 606
µPD784936 Memory Map ............................................................................................................................ 608
µPD784937 Memory Map ............................................................................................................................ 610
µPD784938 Memory Map ............................................................................................................................ 612
Read Timing ................................................................................................................................................. 614
Write Timing ................................................................................................................................................. 614
Memory Expansion Mode Register (MM) Format ...................................................................................... 615
Programmable Wait Control Register (PWC1/PWC2) Format ................................................................... 616
Address Wait Function Read/Write Timing ................................................................................................. 618
Wait Control Spaces .................................................................................................................................... 622
Access Wait Function Read Timing ............................................................................................................ 623
Access Wait Function Write Timing ............................................................................................................ 625
Timing with External Wait Signal ................................................................................................................. 627
Refresh Mode Register (RFM) Format ....................................................................................................... 629
Preliminary User’s Manual U13987EJ1V0UM00
33