82583V Datasheet, PDF (320/374 Pages) Intel Corporation – Intel® 82583V GbE Controller

82583V GbE Controller—Programing Interface
10.1.5.2.1.3 Uncorrectable Error Mask, Offset 0x08
The Uncorrectable Error Mask register controls reporting of individual uncorrectable
errors by device to the host bridge via a PCIe error message. A masked error
(respective bit set in mask register) is not reported to the host bridge by an individual
device. There is a mask bit per bit of the Uncorrectable Error Status register.
Bit Location Attribute
3:0
4
11:5
12
13
14
15
16
17
18
19
20
31:21
RO
RWS
RO
RWS
RWS
RWS
RWS
RWS
RWS
RWS
RO
RWS
RO
Default Value
Description
0b
Reserved.
0b
Data Link Protocol Error Mask.
0b
Reserved.
0b
Poisoned TLP Mask.
0b
Flow Control Protocol Error Mask.
0b
Completion Timeout Mask.
0b
Completion Abort Mask.
0b
Unexpected Completion Mask.
0b
Receiver Overflow Mask.
0b
Malformed TLP Mask.
0b
Reserved.
0b
Unsupported Request Error Mask.
0b
Reserved.
10.1.5.2.1.4 Uncorrectable Error Severity, Offset 0x0C
The Uncorrectable Error Severity register controls whether an individual uncorrectable
error is reported as a fatal error. An uncorrectable error is reported as fatal when the
corresponding error bit in the severity register is set. If the bit is cleared, the
corresponding error is considered non-fatal.
Bit Location Attribute
3:0
4
11:5
12
13
14
15
16
17
18
19
20
31:21
RO
RWS
RO
RWS
RWS
RWS
RWS
RWS
RWS
RWS
RO
RWS
RO
Default Value
0b
1b
0b
0b
1b
0b
0b
0b
1b
1b
0b
0b
0b
Description
Reserved.
Data Link Protocol Error Severity.
Reserved.
Poisoned TLP Severity.
Flow Control Protocol Error Severity.
Completion Timeout Severity.
Completion Abort Severity.
Unexpected Completion Severity.
Receiver Overflow Severity.
Malformed TLP Severity.
Reserved.
Unsupported Request Error Severity.
Reserved.
320