82583V Datasheet, PDF (235/374 Pages) Intel Corporation – Intel® 82583V GbE Controller

Driver Programing Interface—82583V GbE Controller
Note:
9.2.5.5
This register's address has been moved from where it was located in previous devices.
However, for backwards compatibility, this register can also be accessed at its alias
offset of 0x00160.
Receive Descriptor Base Address Low - RDBAL (0x02800; RW)
Note:
9.2.5.6
Field
0
RDBAL
Bit(s)
3:0
31:4
Initial
Value
0x0
X
Description
Ignored on writes. Returns 0b on reads.
Receive Descriptor Base Address Low
This register contains the lower bits of the 64-bit descriptor base address. The lower 4
bits are always ignored. The Receive Descriptor Base Address must point to a 16-byte
aligned block of data.
This register's address has been moved from where it was located in previous devices.
However, for backwards compatibility, this register can also be accessed at its alias
offset of 0x00110.
Receive Descriptor Base Address High - RDBAH (0x02804; RW)
Note:
9.2.5.7
Field
RDBAH
Bit(s)
31:0
Initial
Value
X
Description
Receive Descriptor Base Address [63:32]
This register contains the upper 32 bits of the 64-bit descriptor base address.
This register's address has been moved from where it was located in previous devices.
However, for backwards compatibility, this register can also be accessed at its alias
offset of 0x00114.
Receive Descriptor Length - RDLEN (0x02808; RW)
Note:
Field
0
LEN
Reserved
Bit(s)
6:0
19:7
31:20
Initial
Value
0x0
0x0
0x0
Description
Ignore on write. Reads back as 0x0.
Descriptor Length
Reads as 0x0. Should be written to 0x0 for future compatibility.
This register sets the number of bytes allocated for descriptors in the circular descriptor
buffer. It must be 128-byte aligned.
This register's address has been moved from where it was located in previous devices.
However, for backwards compatibility, this register can also be accessed at its alias
offset of 0x00118.
235