HD6433044 Datasheet, PDF (768/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer

FLMCR—Flash Memory Control Register
Bit
7
6
5
V_PP
V_PP E
—
Initial value^* 0
0
0
R/W
R
R/W
—
4
3
—
EV
0
0
—
R/W^*
2
PV
0
R/W^*
H'40
1
0
E
0
R/W^*
P
0
R/W^*
Flash memory
Program mode
0 Exit from program mode
1 Transition to program mode
(Initial value)
Erase mode
0 Exit from erase mode
1 Transition to erase mode
(Initial value)
Program-verify mode
0 Exit from program-verify mode
1 Transition to program-verify mode
(Initial value)
Erase-verify mode
0 Exit from erase-verify mode
1 Transition to erase-verify mode
(Initial value)
V_PP enable
0 V_PP pin 12 V power supply is disabled
(Initial value)
1 V_PP pin 12 V power supply is enabled
Programming power
0 Cleared when 12 V is not applied to V_PP
(Initial value)
1 Set when 12 V is applied to V_PP
Note: * The initial value is H'00 in modes 5, 6, and 7 (on-chip flash memory enabled). In modes
1, 2, 3, and 4 (on-chip flash memory disabled), this register cannot be modified and is
always read as H'FF.
761