HD6433044 Datasheet, PDF (397/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer

Contention between General Register Read and Input Capture: If an input capture signal
occurs during the T₃ state of a general register read cycle, the value before input capture is read.
See figure 10-66.
General register read cycle
T₁
T₂
T₃
ø
Address bus
GR address
Internal read signal
Input capture signal
GR
X
M
Internal data bus
X
Figure 10-66 Contention between General Register Read and Input Capture
385