HD6433044 Datasheet, PDF (747/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer

(Continued from preceding page)
Address Register
(low) Name
H'94
TIER4
H'95
TSR4
H'96
TCNT4H
H'97
TCNT4L
H'98
GRA4H
H'99
GRA4L
H'9A
GRB4H
H'9B
GRB4L
H'9C
BRA4H
H'9D
BRA4L
H'9E
BRB4H
H'9F
BRB4L
Data
Bus
Width Bit 7
8
—
8
—
16
16
16
16
16
Bit 6
—
—
Bit 5
—
—
Bit Names
Bit 4 Bit 3
—
—
—
—
Bit 2
OVIE
OVF
Bit 1
IMIEB
IMFB
Bit 0
IMIEA
IMFA
Module Name
ITU channel 4
H'A0
H'A1
H'A2
H'A3
H'A4
H'A5
H'A6
H'A7
H'A8
H'A9
H'AA
H'AB
H'AC
H'AD
H'AE
H'AF
TPMR
8
TPCR
8
NDERB 8
NDERA 8
NDRB^*1 8
8
NDRA^*1 8
8
NDRB^*1 8
8
NDRA^*1 8
8
TCSR^*2 8
TCNT^*2 8
—
RSTCSR^*3 8
RFSHCR 8
RTMCSR 8
RTCNT 8
RTCOR 8
—
—
—
—
G3NOV G2NOV G1NOV G0NOV TPC
G3CMS1 G3CMS0 G2CMS1 G2CMS0 G1CMS1 G1CMS0 G0CMS1 G0CMS0
NDER15 NDER14 NDER13 NDER12 NDER11 NDER10 NDER9 NDER8
NDER7 NDER6 NDER5 NDER4 NDER3 NDER2 NDER1 NDER0
NDR15 NDR14 NDR13 NDR12 NDR11 NDR10 NDR9 NDR8
NDR15 NDR14 NDR13 NDR12 —
—
—
—
NDR7 NDR6 NDR5 NDR4 NDR3 NDR2 NDR1 NDR0
NDR7 NDR6 NDR5 NDR4 —
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
NDR11 NDR10 NDR9 NDR8
—
—
—
—
—
—
—
—
—
—
—
—
NDR3 NDR2 NDR1 NDR0
OVF WT/IT TME —
—
CKS2 CKS1 CKS0 WDT
—
—
—
—
—
WRST RSTOE —
—
—
SRFMD PSRAME DRAME CAS/WE M9/M8
CMF CMIE CKS2 CKS1 CKS0
—
—
—
—
RFSHE —
—
—
—
—
RCYCE
—
Refresh
controller
Notes: 1. The address depends on the output trigger setting.
2. For write access to TCSR and TCNT, see section 12.2.4, Notes on Register Access.
3. For write access to RSTCSR, see section 12.2.4, Notes on Register Access.
Legend
ITU: 16-bit integrated timer unit
TPC: Programmable timing pattern controller
WDT: Watchdog timer
(Continued on next page)
740