HD6433044 Datasheet, PDF (395/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer

Contention between General Register Write and Compare Match: If a compare match occurs
in the T₃ state of a general register write cycle, writing takes priority and the compare match
signal is inhibited. See figure 10-64.
General register write cycle
T₁
T₂
T₃
ø
Address bus
GR address
Internal write signal
TCNT
N
N+1
GR
Compare match signal
N
M
General register write data
Inhibited
Figure 10-64 Contention between General Register Write and Compare Match
383