HD6433044 Datasheet, PDF (635/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer

Programming/
erasing
t_VPS*^{1 possible}
t_FRS
ø
2.7 to
5.5 V
V_CC
tosc1
min 0 µs
V_PP
MD2
to 0
0 to
Vcc V
0 to
Vcc V
RES
12±0.6 V
*²
t_MDS
V_PPE bit
VppE
set
VppE
cleared
0 to
Vcc V
*²
0 to
Vcc V
Period during which flash memory access is prohibited
Period during which flash memory can be rewritten
(Execution of program in flash memory prohibited, and data reads other than verify
operations prohibited)
*¹ t_VPS: 5 to 10 µs
*² The level of the mode pins (MD2 to MD0) must be fixed from power-on to power-off
by pulling the pins up or down.
Figure 18-29 Power-On and Power-Off Timing (User Program Mode)
626