English
Language : 

HD6433044 Datasheet, PDF (246/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer
◁
DMAC cycle
(channel 1)
CPU
cycle
DMAC cycle
(channel 0A)
CPU
cycle
DMAC cycle
(channel 1)
T1 T2 T1 T2 Td T1 T2 T1 T2 T1 T2 Td T1 T2 T1 T2
ø
Address
bus
RD
HWR ,
LWR
Figure 8-19 Timing of Multiple-Channel Operations
8.4.10 External Bus Requests, Refresh Controller, and DMAC
During a DMA transfer, if the bus right is requested by an external bus request signal (BREQ) or
by the refresh controller, the DMAC releases the bus after completing the transfer of the current
byte or word. If there is a transfer request at this point, the DMAC requests the bus right again.
Figure 8-20 shows an example of the timing of insertion of a refresh cycle during a burst transfer
on channel 0.
ø
Address
bus
RD
DMAC cycle (channel 0)
Refresh
cycle
DMAC cycle (channel 0)
T1 T2 T1 T2 T1 T2 T1 T2 T1 T2 Td T1 T2 T1 T2 T1 T2
HWR , LWR
Figure 8-20 Bus Timing of Refresh Controller and DMAC
232
 ▷