English
Language : 

HD6433044 Datasheet, PDF (231/867 Pages) Hitachi Semiconductor – Hitachi Single-Chip Microcomputer
Figure 8-9 shows a sample setup procedure for normal mode.
Normal mode
Set initial source address 1
Set initial destination address 2
Set transfer count
3
Set DTCRB (1)
4
Set DTCRA (1)
5
Read DTCRB
6
1. Set the initial source address in MARA.
2. Set the initial destination address in MARB.
3. Set the transfer count in ETCRA.
4. Set the DTCRB bits as follows.
• Clear the DTME bit to 0.
• Set the DAID and DAIDE bits to select whether
MARB is incremented, decremented, or held fixed.
• Select the DMAC activation source with bits
DTS2B to DTS0B.
5. Set the DTCRA bits as follows.
• Clear the DTE bit to 0.
• Select byte or word size with the DTSZ bit.
• Set the SAID and SAIDE bits to select whether
MARA is incremented, decremented, or held fixed.
• Set or clear the DTIE bit to enable or disable the
CPU interrupt at the end of the transfer.
• Clear the DTS0A bit to 0 and set the DTS2A
and DTS1A bits to 1 to select normal mode.
6. Read DTCRB with DTME cleared to 0.
7. Set the DTME bit to 1 in DTCRB.
8. Read DTCRA with DTE cleared to 0.
9. Set the DTE bit to 1 in DTCRA to enable the transfer.
Set DTCRB (2)
7
Read DTCRA
8
Set DTCRA (2)
9
Normal mode
Note: Carry out settings 1 to 9 with the DEND interrupt masked in the CPU.
If an NMI interrupt occurs during the setup procedure, it may clear the DTME bit to 0, in
Figure 8-9 Normal Mode Setup Procedure (Example)
217