XC3S100E_06 Datasheet, PDF(217/231 Page) Xilinx, Inc – Configurable Logic Block (CLB)

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

XC3S100E_06 Datasheet, PDF (217/231 Pages) Xilinx, Inc – Configurable Logic Block (CLB)

◁

R

Table 151: FG400 Package Pinout (Continued)

Bank

XC3S1200E

XC3S1600E

Pin Name

FG400

Ball

Type

2

IO_L31P_2/VS2/A19

W18

DUAL

2

IO_L32N_2/CCLK

W19

DUAL

2

IO_L32P_2/VS0/A17

Y19

DUAL

2

IP

T16

INPUT

2

IP

W3

INPUT

2

IP_L02N_2

Y2

INPUT

2

IP_L02P_2

W2

INPUT

2

IP_L05N_2

V6

INPUT

2

IP_L05P_2

U6

INPUT

2

IP_L08N_2

Y6

INPUT

2

IP_L08P_2

W6

INPUT

2

IP_L11N_2

R8

INPUT

2

IP_L11P_2

T8

INPUT

2

IP_L14N_2/VREF_2

T10

VREF

2

IP_L14P_2

T9

INPUT

2

IP_L17N_2/M2/GCLK1

P12

DUAL/

GCLK

2

IP_L17P_2/RDWR_B/

GCLK0

P11

DUAL/

GCLK

2

IP_L20N_2

T12

INPUT

2

IP_L20P_2

R12

INPUT

2

IP_L23N_2/VREF_2

T13

VREF

2

IP_L23P_2

T14

INPUT

2

IP_L26N_2

V14

INPUT

2

IP_L26P_2

V15

INPUT

2

IP_L29N_2

W16 INPUT

2

IP_L29P_2

Y16

INPUT

2

VCCO_2

R11

VCCO

2

VCCO_2

U8

VCCO

2

VCCO_2

U14

VCCO

2

VCCO_2

W5

VCCO

2

VCCO_2

W11 VCCO

2

VCCO_2

W17 VCCO

3

IO_L01N_3

D2

I/O

3

IO_L01P_3

D3

I/O

3

IO_L02N_3/VREF_3

E3

VREF

3

IO_L02P_3

E4

I/O

3

IO_L03N_3

C1

I/O

3

IO_L03P_3

B1

I/O

3

IO_L04N_3

E1

I/O

3

IO_L04P_3

D1

I/O

Pinout Descriptions

Table 151: FG400 Package Pinout (Continued)

Bank

XC3S1200E

XC3S1600E

Pin Name

FG400

Ball

Type

3

IO_L05N_3

F3

I/O

3

IO_L05P_3

F4

I/O

3

IO_L06N_3

F1

I/O

3

IO_L06P_3

F2

I/O

3

IO_L07N_3

G4

I/O

3

IO_L07P_3

G3

I/O

3

IO_L08N_3

G5

I/O

3

IO_L08P_3

H5

I/O

3

IO_L09N_3/VREF_3

H3

VREF

3

IO_L09P_3

H2

I/O

3

IO_L10N_3

H7

I/O

3

IO_L10P_3

H6

I/O

3

IO_L11N_3

J4

I/O

3

IO_L11P_3

J3

I/O

3

IO_L12N_3

J1

I/O

3

IO_L12P_3

J2

I/O

3

IO_L13N_3

J6

I/O

3

IO_L13P_3

K6

I/O

3

IO_L14N_3/LHCLK1

K2

LHCLK

3

IO_L14P_3/LHCLK0

K3

LHCLK

3

IO_L15N_3/LHCLK3/IRDY2

L7

LHCLK

3

IO_L15P_3/LHCLK2

K7

LHCLK

3

IO_L16N_3/LHCLK5

L1

LHCLK

3

IO_L16P_3/LHCLK4/TRDY2 M1

LHCLK

3

IO_L17N_3/LHCLK7

L3

LHCLK

3

IO_L17P_3/LHCLK6

M3

LHCLK

3

IO_L18N_3

M7

I/O

3

IO_L18P_3

M8

I/O

3

IO_L19N_3

M4

I/O

3

IO_L19P_3

M5

I/O

3

IO_L20N_3/VREF_3

N6

VREF

3

IO_L20P_3

M6

I/O

3

IO_L21N_3

N2

I/O

3

IO_L21P_3

N1

I/O

3

IO_L22N_3

P7

I/O

3

IO_L22P_3

N7

I/O

3

IO_L23N_3

N4

I/O

3

IO_L23P_3

N3

I/O

3

IO_L24N_3

R1

I/O

3

IO_L24P_3

P1

I/O

DS312-4 (v3.4) November 9, 2006

www.xilinx.com

217

Product Specification

▷