English
Language : 

UPD78F0411GA-GAM-AX Datasheet, PDF (514/564 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
CHAPTER 24 FLASH MEMORY
The dedicated flash memory programmer generates the following signals for the 78K0/LC3. For details, refer to
the user’s manual for the PG-FP4, FL-PR4, PG-FPL3, or FP-LITE3.
Table 24-3. Pin Connection
Dedicated Flash memory programmer
78K0/LC3
Connection
Signal Name
I/O
Pin Function
Pin Name
UART6
FLMD0
VDD
GND
CLK
Output
I/O
−
Output
Mode signal
VDD voltage generation/power monitoring
Ground
Clock output to 78K0/LC3
FLMD0
VDD, AVREFNote 2
VSS, AVSSNote 2
Note 1
{Note 1
/RESET
Output
Reset signal
RESET
SI/RxD
Input
Receive signal
TxD6
SO/TxD
Output
Transmit signal
RxD6
SCK
Output
Transfer clock
-
×
Notes 1.
2.
Only the X1 clock (fX) or external main system clock (fEXCLK) can be used when UART6 is used. When
using the clock output of the dedicated flash memory programmer, pin connection varies depending on the
type of the dedicated flash memory programmer used.
• PG-FP4, FL-PR4:
Connect CLK of the programmer to EXCLK/X2/P122.
• PG-FPL3, FP-LITE3: Connect CLK of the programmer to X1/P121, and connect its inverted signal to
X2/EXCLK/P122.
μPD78F041x only.
Remark : Be sure to connect the pin.
{: The pin does not have to be connected if the signal is generated on the target board.
×: The pin does not have to be connected.
512
User’s Manual U18698EJ1V0UD