English
Language : 

UPD78F0411GA-GAM-AX Datasheet, PDF (39/564 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
CHAPTER 2 PIN FUNCTIONS
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins
Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins.
See Figure 2-1 for the configuration of the I/O circuit of each type.
Table 2-2. Pin I/O Circuit Types (1/2)
Pin Name
I/O Circuit Type
P12/RxD0/KR3/<RxD6> 5-AH
P13/TxD0/KR4/<TxD6>
P20/SEG21/ANI0 Notes 1, 2 17-R
to P25/SEG16/ANI5Notes 1, 2
P31/TOH1/INTP3
P32/TOH0/MCGO
P33/TI000/RTCDIV/
RTCCL/BUZ/INTP2
P34/TI52/TI010/TO00/
RTC1HZ/INTP1
P40/VLC3/KR0
5-AH
5-AG
5-AH
5-AO
P100/SEG4, P101/SEG5 17-P
P112/SEG6/TxD6
P113/SEG7/RxD6
17-P
17-Q
I/O
I/O
Recommended Connection of Unused Pins
Input: Independently connect to VDD or VSS via a resistor.
Output: Leave open.
<Analog setting>
Connect to AVREF or AVSS.
<Digital setting>
Input: Independently connect to AVREF or AVSS via a
resistor.Note 3
Output: Leave open.
<Segment setting>
Leave open.
Input: Independently connect to VDD or VSS via a resistor.
Output: Leave open.
Input: Independently connect to VDD or VSS via a resistor.
Output: Leave open.
<Port setting>
Input: Independently connect to VDD or VSS via a resistor.
Output: Leave open.
<Segment setting>
Leave open.
<Port setting>
Input: Independently connect to VDD or VSS via a resistor.
Output: Leave open.
<Segment setting>
Leave open.
Notes 1. ANIx is provided to the μPD78F041x only.
2. P20/SEG21/ANI0 to P25/SEG16/ANI5 are set in the digital input mode after release of reset.
3. With μPD78F040x, independently connect to VDD or VSS via a resistor.
Remark The functions within arrowheads (< >) can be assigned by setting the input switch control register (ISC).
User’s Manual U18698EJ1V0UD
37