UPD78F0411GA-GAM-AX Datasheet, PDF (477/564 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

CHAPTER 20 RESET FUNCTION
Table 20-2. Hardware Statuses After Reset Acknowledgment (1/3)
Program counter (PC)
Hardware
Stack pointer (SP)
Program status word (PSW)
RAM
Data memory
General-purpose registers
Port registers (P1 to P4, P10 to P12, P14, P15) (output latches)
Port mode registers (PM1 to PM4, PM10 to PM12, PM14, PM15)
Pull-up resistor option registers (PU1, PU3, PU4, PU10 to PU12, PU14, PU15)
Port function register (PF1)
Port function register (PF2)
Port function register (PFALL)
Internal memory size switching register (IMS)
Clock operation mode select register (OSCCTL)
Processor clock control register (PCC)
Internal oscillation mode register (RCM)
Main OSC control register (MOC)
Main clock mode register (MCM)
Oscillation stabilization time counter status register (OSTC)
Oscillation stabilization time select register (OSTS)
Internal high-speed oscillation trimming register (HIOTRM)
16-bit timer/event
counters 00
Timer counters 00 (TM00)
Capture/compare registers 000, 010 (CR000, CR010)
Mode control registers 00 (TMC00)
Prescaler mode registers 00 (PRM00)
Capture/compare control registers 00 (CRC00)
Timer output control registers 00 (TOC00)
8-bit timer/event Timer counters 50, 51, 52 (TM50, TM51, TM52)
counters 50, 51, 52 _{Compare registers 50, 51, 52 (CR50, CR51, CR52)}
Timer clock selection registers 50, 51, 52 (TCL50, TCL51, TCL52)
Mode control registers 50, 51, 52 (TMC50, TMC51, TMC52)
After Reset
Acknowledgment^{Note 1}
The contents of the
reset vector table
(0000H, 0001H) are set.
Undefined
02H
Undefined^{Note 2}
Undefined^{Note 2}
00H
FFH
00H
00H
00H
00H
CFH^{Note 3}
00H
01H
80H
80H
00H
00H
05H
10H
0000H
0000H
00H
00H
00H
00H
00H
00H
00H
00H
Notes 1.
2.
3.
During reset signal generation or oscillation stabilization time wait, only the PC contents among the
hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
When a reset is executed in the standby mode, the pre-reset status is held even after reset.
The initial values of the internal memory size switching register (IMS) after a reset release are constant
(IMS = CFH) in all the 78K0/LC3 products, regardless of the internal memory capacity. Therefore, after a
reset is released, be sure to set the following values for each product.
Flash Memory Version
(78K0/LC3)
μPD78F0400, 78F0410
μPD78F0401, 78F0411
μPD78F0402, 78F0412
μPD78F0403, 78F0413
IMS
42H
04H
C6H
C8H
ROM
Capacity
8 KB
16 KB
24 KB
32 KB
Internal High-Speed
RAM Capacity
512 bytes
768 bytes
1 KB
User’s Manual U18698EJ1V0UD
475