English
Language : 

PIC32MX440F256H-80I Datasheet, PDF (471/646 Pages) Microchip Technology – 64/100-Pin General Purpose and USB 32-Bit Flash Microcontrollers
PIC32MX3XX/4XX
REGISTER 21-1:
r-x
—
bit 31
RTCCON: RTC CONTROL REGISTER(1)
r-x
r-x
r-x
r-x
—
—
—
—
r-x
R/W-0
R/W-0
—
CAL<9:8>
bit 24
R/W-0
bit 23
R/W-0
R/W-0
R/W-0
R/W-0
CAL<7:0>
R/W-0
R/W-0
R/W-0
bit 16
R/W-0
R/W-0
R/W-0
r-x
r-x
r-x
r-x
r-x
ON
FRZ
SIDL
—
—
—
—
—
bit 15
bit 8
R/W-0
R-0
r-x
RTSECSEL RTCCLKON
—
bit 7
r-x
R/W-0
R-0
R-0
R/W-0
—
RTCWREN RTCSYNC HALFSEC RTCOE
bit 0
Legend:
R = Readable bit
U = Unimplemented bit
W = Writable bit
P = Programmable bit
-n = Bit Value at POR: (‘0’, ‘1’, x = Unknown)
r = Reserved bit
bit 31-26
bit 25-16
bit 15
bit 14
bit 13
bit 12-8
bit 7
bit 6
Reserved: Write ‘0’; ignore read
CAL<9:0>: RTC Drift Calibration bits
Contains a signed 10-bit integer value.
0111111111= Maximum positive adjustment, adds 511 RTC clock pulses every one minute
...
0000000001= Minimum positive adjustment, adds 1 RTC clock pulse every one minute
0000000000= No adjustment
1111111111= Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute
...
1000000000= Minimum negative adjustment, subtracts 512 clock pulses every one minute
ON: RTCC On bit
1 = RTCC module is enabled
0 = RTCC module is disabled
Note: The ON bit is only writable when RTCWREN = 1.
FRZ: Freeze in Debug Mode bit
1 = When emulator is in Debug mode, module freezes operation
0 = When emulator is in Debug mode, module continues operation
Note: FRZ is writable in Debug Exception mode only, it is forced to ‘0’ in normal mode.
SIDL: Stop in Idle Mode bit
1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode
0 = Continue normal operation in Idle mode
Reserved: Write ‘0’; ignore read
RTSECSEL: RTCC Seconds Clock Output Select bit
1 = RTCC seconds clock is selected for the RTCC pin
0 = RTCC alarm pulse is selected for the RTCC pin
Note: Requires RTCOE == 1 (RTCCON<0>) for the output to be active.
RTCCLKON: Status of the RTCC Clock Enable bit
1 = RTCC clock is actively running
0 = RTCC clock is not running
© 2008 Microchip Technology Inc.
Preliminary
DS61143E-page 469