|
PIC32MX440F256H-80I Datasheet, PDF (451/646 Pages) Microchip Technology – 64/100-Pin General Purpose and USB 32-Bit Flash Microcontrollers | |||
|
◁ |
PIC32MX3XX/4XX
REGISTER 20-6: PMAEN: PARALLEL PORT PIN ENABLE REGISTER
r-x
r-x
r-x
r-x
r-x
r-x
r-x
â
â
â
â
â
â
â
bit 31
r-x
â
bit 24
r-x
r-x
r-x
r-x
r-x
r-x
r-x
r-x
â
â
â
â
â
â
â
â
bit 23
bit 16
R/W-0
bit 15
R/W-0
R/W-0
R/W-0
R/W-0
PTEN<15:8>
R/W-0
R/W-0
R/W-0
bit 8
R/W-0
bit 7
R/W-0
R/W-0
R/W-0
R/W-0
PTEN<7:0>
R/W-0
R/W-0
R/W-0
bit 0
Legend:
R = Readable bit
U = Unimplemented bit
W = Writable bit
P = Programmable bit
-n = Bit Value at POR: (â0â, â1â, x = Unknown)
r = Reserved bit
bit 31-16
Reserved: Write â0â; ignore read
bit 15-14
PTEN15:PTEN14: PMCSx Strobe Enable bits
1 = PMA15 and PMA14 function as either PMA<15:14> or PMCS2 and PMCS1(1)
0 = PMA15 and PMA14 function as port I/O
bit 13-2
PTEN13:PTEN2: PMP Address Port Enable bits
1 = PMA<13:2> function as PMP address lines
0 = PMA<13:2> function as port I/O
bit 1-0
PTEN1:PTEN0: PMALH/PMALL Strobe Enable bits
1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL(2)
0 = PMA1 and PMA0 pads functions as port I/O
Note 1: The use of these pins as PMA15/PMA14 or CS2/CS1 are selected by bits CSF<1:0> in the PMCON
register.
2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode
selected by bits, ADRMUX<1:0>, in the PMCON register.
© 2008 Microchip Technology Inc.
Preliminary
DS61143E-page 449
|
▷ |