English
Language : 

3069RF-ZTAT Datasheet, PDF (636/1003 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
damage or destroy flash memory. If reset is executed accidentally, reset must be released after the
reset input period, which is longer than normal 100 µs.
For information on the programming procedure refer to “Programming Procedure in User
Program Mode”, and for information on the erasing procedure refer to “Erasing Procedure in User
Program Mode”, below.
For the overview of a processing that repeats erasing and programming by downloading the
programming program and the erasing program in separate on-chip ROM areas using FTDAR, see
“Erasing and Programming Procedure in User Program Mode” which appears later in this section.
Programming/erasing
start
When programming,
program data is prepared
FWE=1 ?
No
Yes
Programming/erasing
procedure program is
transferred to the on-chip
RAM and executed
Programming/erasing
end
1. RAM emulation mode must be canceled
in advance. Download cannot be executed
in emulation mode.
2. When the program data is made by means
of emulation, use the FTDAR register to change
the download destination. Note that the download
area and the emulation area will overlap if FTDAR
is in its initial status (H'00) or set to H'01.
3. Inputting the FWE pin to high level sets the
FWE bit to 1.
4. Programming/erasing is executed only in
the on-chip RAM. However, if program data
is in a consecutive area and can be accessed
by the MOV.B instruction of the CPU like
SRAM/ROM, the program data can be in an
external space.
5. After programming/erasing is finished, the FWE
pin must be input to low and protected.
Figure 18.9 Programming/Erasing Overview Flow
On-chip RAM Address Map when Programming/Erasing is Executed: Parts of the procedure
program that are made by the user, like download request, programming/erasing procedure, and
judgement of the result, must be executed in the on-chip RAM. The on-chip program that is to be
downloaded is all in the on-chip RAM. Note that area in the on-chip RAM must be controlled so
that these parts do not overlap.
Figure 18.10 shows the program area to be downloaded.
Rev. 5.0, 09/04, page 614 of 978