3069RF-ZTAT Datasheet, PDF (207/1003 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER

Full access
Burst access
T1
T2
T3
T1
T2
T1
T2
φ
Address bus
+50
)5
4,
Only lower address changes
Data bus
Read data
Read data
Read data
Figure 6.42 Example of Burst ROM Access Timing
6.8.3 Wait Control
As with the basic bus interface, either program wait insertion or pin wait insertion using the WAIT
pin can be used in the initial cycle (full access) of the burst ROM interface.
Wait states cannot be inserted in a burst cycle.
Rev. 5.0, 09/04, page 185 of 978