3069RF-ZTAT Datasheet, PDF (183/1003 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER

The settings of the RCW bit in DRCRB and of ASTCR, WCRH, and WCRL do not affect refresh
cycles. Wait states cannot be inserted in a DRAM space access cycle by means of the WAIT pin.
φ
A23 to A0
AS
CSn(RAS)
Tp
Tr Trw Tc1 Tw
Tw Tc2
Row
Column
High level
Read access
PB₄/PB₅
(UCAS /LCAS)
RD(WE)
D15 to D0
High level
Read data
Write access
PB₄/PB₅
(UCAS /LCAS)
RD(WE)
D15 to D0
Write data
Note: n = 2 to 5
Figure 6.20 Example of Wait State Insertion Timing (CSEL = 0)
6.5.9 Byte Access Control and CAS Output Pin
When an access is made to DRAM space designated as a 16-bit-access area in ABWCR, column
address strobes (UCAS and LCAS) corresponding to the upper and lower halves of the external
data bus are output. In the case of × 16-bit organization DRAM, the 2-CAS type can be
connected.
Either PB4 and PB5, or HWR and LWR, can be used as the UCAS and LCAS output pins, the
selection being made with the CSEL bit in DRCRB. Table 6.8 shows the CSEL bit settings and
corresponding output pin selections.
Rev. 5.0, 09/04, page 161 of 978