English
Language : 

3069RF-ZTAT Datasheet, PDF (10/1003 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
2.9 Basic Operational Timing ................................................................................................. 53
2.9.1 Overview.............................................................................................................. 53
2.9.2 On-Chip Memory Access Timing........................................................................ 53
2.9.3 On-Chip Supporting Module Access Timing ...................................................... 54
2.9.4 Access to External Address Space ....................................................................... 55
Section 3 MCU Operating Modes .....................................................................57
3.1 Overview........................................................................................................................... 57
3.1.1 Operating Mode Selection ................................................................................... 57
3.1.2 Register Configuration......................................................................................... 58
3.2 Mode Control Register (MDCR) ...................................................................................... 59
3.3 System Control Register (SYSCR) ................................................................................... 60
3.4 Operating Mode Descriptions ........................................................................................... 62
3.4.1 Mode 1 ................................................................................................................. 62
3.4.2 Mode 2 ................................................................................................................. 62
3.4.3 Mode 3 ................................................................................................................. 62
3.4.4 Mode 4 ................................................................................................................. 63
3.4.5 Mode 5 ................................................................................................................. 63
3.4.6 Mode 7 ................................................................................................................. 63
3.5 Pin Functions in Each Operating Mode ............................................................................ 64
3.6 Memory Map in Each Operating Mode ............................................................................ 65
3.6.1 Note on Reserved Areas....................................................................................... 65
Section 4 Exception Handling ...........................................................................71
4.1 Overview........................................................................................................................... 71
4.1.1 Exception Handling Types and Priority............................................................... 71
4.1.2 Exception Handling Operation ............................................................................ 71
4.1.3 Exception Vector Table ....................................................................................... 72
4.2 Reset74
4.2.1 Overview.............................................................................................................. 74
4.2.2 Reset Sequence .................................................................................................... 74
4.2.3 Interrupts after Reset............................................................................................ 76
4.3 Interrupts........................................................................................................................... 77
4.4 Trap Instruction................................................................................................................. 78
4.5 Stack Status after Exception Handling.............................................................................. 79
4.6 Notes on Stack Usage ....................................................................................................... 80
Section 5 Interrupt Controller............................................................................83
5.1 Overview........................................................................................................................... 83
5.1.1 Features................................................................................................................ 83
5.1.2 Block Diagram ..................................................................................................... 84
5.1.3 Pin Configuration................................................................................................. 85
5.1.4 Register Configuration......................................................................................... 85
Rev. 5.0, 09/04, page vi of xviii