DRA790 Datasheet, PDF (422/436 Pages) Texas Instruments – Infotainment Applications Processor

DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
www.ti.com
Rtt
A2
AT
VTT
=
SPRS906_PCB_DDR3_21
Figure 7-57. ADDR_CTRL Routing for One DDR3 Device
7.7.2.16 Data Topologies and Routing Definition
No matter the number of DDR3 devices used, the data line topology is always point to point, so its
definition is simple.
Care should be taken to minimize layer transitions during routing. If a layer transition is necessary, it is
better to transition to a layer using the same reference plane. If this cannot be accommodated, ensure
there are nearby ground vias to allow the return currents to transition between reference planes if both
reference planes are ground or vdds_ddr. Ensure there are nearby bypass capacitors to allow the return
currents to transition between reference planes if one of the reference planes is ground. The goal is to
minimize the size of the return current loops.
7.7.2.16.1 DQS and DQ/DM Topologies, Any Number of Allowed DDR3 Devices
DQS lines are point-to-point differential, and DQ/DM lines are point-to-point singled ended. Figure 7-58
and Figure 7-59 show these topologies.
Processor
DQS
IO Buffer
DQSn+
DQSn-
Routed Differentially
n = 0, 1, 2, 3
Figure 7-58. DQS Topology
DDR
DQS
IO Buffer
SPRS906_PCB_DDR3_22
Processor
DQ and DM
Dn
IO Buffer
n = 0, 1, 2, 3
Figure 7-59. DQ/DM Topology
DDR
DQ and DM
IO Buffer
SPRS906_PCB_DDR3_23
422 Applications, Implementation, and Layout
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797