DRA790 Datasheet, PDF (170/436 Pages) Texas Instruments – Infotainment Applications Processor

DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
www.ti.com
Table 5-27. Modes Summary (continued)
Virtual or Manual IO Mode Name
MCASP4_VIRTUAL1_SYNC_RX
No Virtual or Manual IO Timing Mode Required
MCASP5_VIRTUAL1_SYNC_RX
No Virtual or Manual IO Timing Mode Required
MCASP6_VIRTUAL1_SYNC_RX
No Virtual or Manual IO Timing Mode Required
MCASP7_VIRTUAL2_SYNC_RX
No Virtual or Manual IO Timing Mode Required
MCASP8_VIRTUAL1_SYNC_RX
eMMC/SD/SDIO
No Virtual or Manual IO Timing Mode Required
MMC1_VIRTUAL1
MMC1_VIRTUAL4
MMC1_VIRTUAL5
MMC1_VIRTUAL6
MMC1_MANUAL1
MMC1_MANUAL2
No Virtual or Manual IO Timing Mode Required
MMC2_VIRTUAL2
MMC2_MANUAL1
MMC2_MANUAL2
MMC2_MANUAL3
No Virtual or Manual IO Timing Mode Required
MMC3_MANUAL1
No Virtual or Manual IO Timing Mode Required
QSPI
No Virtual or Manual IO Timing Mode Required
QSPI1_MANUAL1
GMAC
No Virtual or Manual IO Timing Mode Required
GMAC_RGMII0_MANUAL1
GMAC_RGMII1_MANUAL1
GMAC_RMII0_MANUAL1
GMAC_RMII1_MANUAL1
VIP
VIP_MANUAL3
VIP_MANUAL4
VIP_MANUAL5
VIP_MANUAL6
VIP_MANUAL7
VIP_MANUAL9
VIP_MANUAL10
VIP_MANUAL11
VIP_MANUAL12
Data Manual Timing Mode
See Table 5-76
McASP5 Synchronous Transmit Timings
See Table 5-77
McASP6 Synchronous Transmit Timings
See Table 5-78
McASP7 Synchronous Transmit Timings
See Table 5-79
McASP8 Synchronous Transmit Timings
See Table 5-80
MMC1 DS (Pad Loopback), HS (Internal Loopback and Pad Loopback), SDR12
(Internal Loopback and Pad Loopback), and SDR25 Timings (Internal Loopback and
Pad Loopback) Timings
MMC1 SDR50 (Pad Loopback) Timings
MMC1 DS (Internal Loopback) Timings
MMC1 SDR50 (Internal Loopback) Timings
MMC1 DDR50 (Internal Loopback) Timings
MMC1 DDR50 (Pad Loopback) Timings
MMC1 SDR104 Timings
MMC2 Standard (Pad Loopback), High Speed (Pad Loopback) Timings
MMC2 Standard (Internal Loopback), High Speed (Internal Loopback) Timings
MMC2 DDR (Pad Loopback) Timings
MMC2 DDR (Internal Loopback Manual) Timings
MMC2 HS200 Timings
MMC3 DS, SDR12, HS, SDR25 Timings
MMC3 SDR50 Timings
MMC4 DS, SDR12, HS, SDR25 Timings
QSPI Mode 3 Timings
QSPI Mode 0 Timings
GMAC MII0/1 Timings
GMAC RGMII0 with Transmit Clock Internal Delay Enabled
GMAC RGMII1 with Transmit Clock Internal Delay Enabled
GMAC RMII0 Timings
GMAC RMII1 Timings
VIN2A (IOSET4/5/6) Rise-Edge Capture Mode Timings
VIN2B (IOSET7/8/9) Rise-Edge Capture Mode Timings
VIN2A (IOSET4/5/6) Fall-Edge Capture Mode Timings
VIN2B (IOSET7/8/9) Fall-Edge Capture Mode Timings
VIN1A (IOSET2/3/4) and VIN1B (IOSET4) and VIN2B (IOSET1/10) Rise-Edge Capture
Mode Timings
VIN1B (IOSET6/7) Rise-Edge Capture Mode Timings
VIN1B (IOSET5) and VIN2B (IOSET2/11) Rise-Edge Capture Mode Timings
VIN1B (IOSET5) and VIN2B (IOSET2/11) Fall-Edge Capture Mode Timings
VIN1A (IOSET2/3/4) and VIN1B (IOSET4) and VIN2B (IOSET1/10) Fall-Edge Capture
Mode Timings
170 Specifications
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797